ABSTRACT
INTRODUCTION
The growth in the IC industry showed an exponential trend over the last decades. As the number of transistors per unit area increases, the industry has faced some new problems. The major problem that the industry must solve to maintain this growth is the interconnections (both on chip and between chips) and the routing of these interconnections. The silicon area that used for these interconnections may be greater than that used for the active logic elements.
The use of circuits with more than two logic levels has been offered as a solution to these interconnection problems. The Multiple-Valued Logic (MVL) circuits, have a potential for reducing chip area consumed by interconnection wiring and functional units in Very-Large Scale Integration (VLSI) . Applying signals having more than two levels to a single wire reduces the number of wires for the same range of data, and this reduction results in a decrease in number of required IC pins. As the interconnection length and number of wires used are reduced, the space between any two wires increases without increasing the tot al silicon area, leading to a decrease in resistance and capacitance of contacts and interconnections, and the interconnection delay can be greatly decreased. According to aspect MVL logic has two basic scheme First scheme accepts MV inputs and produces MV output [1, 2] . The internal processing is binary. This scheme is useful when MVL is to be used for reduction of interconnecting complexity. The other scheme accepts binary input and produces binary output. Internal processing is using MV circuits as shown in figure 1 and figure 2 . In any numerical system, the smaller the radix the larger the number of digits necessary to express a given quantity.
The number necessary to express a range of N is given by
where R is the radix and d is the necessary number of digits, rounded up to the next highest integer value where necessary.
If it is now assumed that the cost or complexity C of system hardware is proportional to the digit capacity R x d, then
where k is some constant. Differentiating with respect to R will show that for minimum cost C, R should be equal to e = 2.718. Since in practice R must be an integer, by comparing R = 3 (ternary) would be more economical than R = 2.(binary).
Alternatively, if it is assumed that circuit cost and complexity C for processing one signal line remains constant irrespective of radix, then total system cost C is merely proportional to d. In this case
which is a gradually decreasing cost with increasing radix R[1] Among radix value that are power of 2 ,system based on 4 shows considerable promise .Logic levels for binary ternary and quaternary logic is shown in figure 3 . Certain reference current unit are considered depending on its different logic level values are decided [3] .
In this paper first part describe about quaternary logic. Second part describe about design of logical circuit in quaternary voltage and current mode and last part describe about result and conclusion.
QUATERNARY LOGIC
Quaternary is radix 4 numeral system. It uses the digits 0, 1, 2 and 3 to represent logic levels. It has the ability to represent any real number with a canonical representation [4] .
In current mode, levels are decided according to reference current. The proposed design has reference current 5uA and quaternary levels depend on it is as given in Table1. In voltage mode ,levels are decided according to voltage and quaternary levels depend on it is as given in Table 2 . Quaternary inverter consist of 6 transistors three NMOS and three PMOS as shown in figure 4 . These NMOS and PMOS are operated at different threshold voltages. If the input value is 0 V, PMOS1 is turned on, which sets the output to 3 V, whereas NMOS1 , NMOS2, and NMOS3 are turned off, cutting the remain paths. When the input value is set to 1 V, PMOS1 is turned off, whereas NMOS2 is turned on, which sets the output to 2 V. When the input value is set to be 2 V, PMOS2 is turned off, whereas NMOS3 is turned on, hence driving the output to 1 V. PMOS3 turns off and NMOS1 sinks the output to zero only when the input value is set to 3 V [5] . 
DESIGN OF QUATERNARY MIN GATE
In Quaternary logic NMIN gate is nothing but NAND gate in binary logic, MIN gate is the AND gate in binary. In binary AND when the two values are high then only output is high for all other cases it is low. But in case of MIN gate the output sets to the lowest of the input value. Opposite is the function of NMIN gate i.e. NMIN is the not of MIN gate. So the combination of inverter with MIN gate forms NMIN gate , or the MIN gate is form by applying inverter at the output of NMIN gate .The circuit diagram for NMIN gate [5] for is shown in figure 5 . 
DESIGN OF QUATERNARY MAX GATE
In Quaternary logic NMAX gate is nothing but NOR gate in binary logic, MAX gate is the OR gate in binary. In binary OR gate when any one value is high then output is high for all other cases it is low. But in case of MAX gate the output sets to the highest of the input value.
Opposite is the function of NMAX gate i.e. NMAX is the not of MAX gate. So the combination of inverter with MAX gate forms NMAX gate , or the MAX gate is form by applying inverter at the output of NMAX gate [5] The schematic diagram for NMAX gate is shown in figure 6.
DESIGN OF LOGICAL CIRCUIT USING CURRENT MODE

COMPLEMENTARY OPERATOR
Complementary Operator Act as a basic inverter circuit. Whatever the input is given the inverted result obtained at the output of circuit. It basically defined as (4) Where x in input and x is output. Schematic of complementary operator is shown in figure 7 . 
DESIGN OF MIN GATE
In current mode Min gates [6] act as AND gate, take different input values and give minimum value as an output signal among them. Suppose (x1, x2, x3 …xn) then output we get minimum value among them.
(5) 
DESIGN OF MAX GATE
In current mode Max Gate [6] act as an OR gate, take different input values and give maximum value as a output signal among them. Suppose (x1, x2, x3 …xn) then output we get maximum value among them. Schematic of MAX gate is shown in figure 9 . Figure 9 . Schematic of Max Gate Circuit
DESIGN OF CURRENT COMPARATOR
In Proposed current-comparator Circuits, Input diode-connected NMOS-PMOS transistor pair produces the threshold current. This reference current is mirrored to output as Ith, and input current is mirrored to output as Iin. As the input current is less than the threshold current ,the output of the comparator circuit is at logical HIGH voltage (output node has the same potential with power supply) and As the input current is greater than the threshold current output of the comparator circuit is at logical LOW voltage (output node has the same voltage with the ground). PMOS transistor mirror is applied with the input current, and NMOS with threshold current, produces the inverted version of output voltages, if needed [7] . 
CAPACITANCE ESTIMATION FOR QUATERNARY INVERTER
The input capacitance of any circuit can be approximated by simply taking the sum of all the gate capacitances which are attached to a particular input signal
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RESULT AND CONCLUSION
The proposed circuit get Extracted by using cadence tool 0.18um technology and the simulation result are as follows, The proposed circuit get Extracted by using cadence tool 0.18um technology and the Comparative analysis of binary, quaternary voltage mode circuit is done based on power consumption and no of transistor. Power consumption required for quaternary voltage mode logic is 51.78 % less as compared to binary as shown in Table 6 . Area in terms of number of transistor required for quaternary voltage mode logic is 3 times more as compared to binary as shown in Table 7 . Comparative analysis of quaternary current mode proposed and conventional and binary circuit is done based on power consumption and area. Area required for proposed quaternary current mode circuit is less as compared to conventional and binary circuit as shown in Table 8 . Power consumption required for proposed quaternary current mode circuit is less as compared to conventional and binary circuit. As quaternary voltage mode circuit required large area as compared to quaternary current mode circuit but power consumption required in quaternary voltage mode circuit is less than that required in quaternary current mode circuit.
